

WHAT IS CLAIMED IS:

1 1. A host platform/PVDM (packet voice data module) interface where the
2 packet module includes at least one on-board DSP compatible with one particular host
3 parallel bus protocol of a set of parallel bus protocols, said interface comprising:
4 a parallel bus coupled to the host ports of the DSP;
5 a non-volatile memory holding information indicating which one of the
6 parallel bus protocols is utilized by the on-board DSP;
7 a serial bus coupled to the non-volatile memory for reading the information
8 held on the non-volatile memory; and
9 termination logic, capable of implementing each protocol in the set of parallel
10 bus protocols, for reading the information from the non-volatile memory and implementing
11 the parallel bus protocol, identified by the non-volatile memory, utilized by the on-board
12 DSP.

1 2. The interface of claim 1 further comprising:
2 a test and emulation bus for allowing diagnostic testing of on-board
3 components.

1 3. The interface of claim 2 further comprising:
2 multiple time-division multiplexed buses coupled to the on-board DSP.

1 4. The interface of claim 1 where the PVDM includes a plurality of on-board
2 DSPs, the interface further comprising:
3 a like plurality of DSP chip selects for selecting a particular one of the
4 plurality of on-board DSPs to respond to the parallel bus; and
5 a hardware chip select for communication with a device on board the PVDM
6 that provides special functionality.

1 5. The interface of claim 1 with said non-volatile memory further holding
2 digital signature information utilized by the host for unambiguous module identification.

1 6. A method for interfacing a host platform and a PVDM (packet voice data
2 module), where the packet module includes at least one on-board DSP (digital signal
3 processor), which is compatible with one particular host parallel bus protocol out of a set of

4 parallel bus protocols that can be implemented by host platform, and where the PVDM
5 includes a non-volatile memory holding identification information identifying the type of on-
6 board DSP, said method, with a configurable parallel bus and serial bus coupling the host
7 platform and PVDM, said method, performed by host processor on the host platform,
8 comprising the steps of:
9 reading the non-volatile memory over the serial bus to access the identification
10 information to identify a particular parallel bus protocol, out of the set of parallel bus
11 protocols, that is compatible with the on-board DSP; and
12 configuring the parallel bus to implement the particular parallel bus protocol
13 to communicate with the on-board DSP.

1 7. The method of claim 6, where the non-volatile memory holds digital
2 signature information, and further comprising the step of:
3 reading the digital signature information; and
4 unambiguously identifying the PVDM based on the digital signature
5 information.

1 8. The method of claim 6 where a dedicated hardware chip select line couples
2 the host platform to the PVDM and where the PVDM includes a non-DSP module, said
3 method further comprising the step of:
4 utilizing the hardware chip select line to select the non-DSP module without
5 disturbing DSP chip selecting functionality.

1 9. The method of claim 6 where said step of configuring the parallel bus
2 further comprises the steps of:
3 selecting the function of a particular DMA control line of the bus to be
4 compatible with the DMA operation of an identified on-board DSP.

1 10. A system for interfacing a host platform and a PVDM (packet voice data
2 module), where the packet module includes at least one on-board DSP (digital signal
3 processor), which is compatible with one particular host parallel bus protocol out of a set of
4 parallel bus protocols that can be implemented by host platform, and where the PVDM
5 includes a non-volatile memory holding identification information identifying the type of on-

6 board DSP, with a configurable parallel bus and serial bus coupling the host platform and
7 PVDM, said system comprising:
8 means for reading the non-volatile memory over the serial bus to access the
9 identification information to identify a particular parallel bus protocol, out of the set of
10 parallel bus protocols, that is compatible with the on-board DSP; and
11 means for configuring the parallel bus to implement the particular parallel bus
12 protocol to communicate with the on-board DSP.

1 11. The system of claim 10, where the non-volatile memory holds digital
2 signature information, and further comprising:
3 means for reading the digital signature information; and
4 means for unambiguously identifying the PVDM based on the digital signature
5 information.

1 12. The system of claim 10 where a dedicated hardware chip select line
2 couples the host platform to the PVDM and where the PVDM includes a non-DSP module,
3 said system further comprising:
4 means for utilizing the hardware chip select line to select the non-DSP module
5 without disturbing DSP chip selecting functionality.

1 13. The system of claim 10 where said means for configuring the parallel bus
2 further comprises:
3 means for selecting the function of a particular DMA control line of the bus to
4 be compatible with the DMA operation of an identified on-board DSP.

1 14. A computer program product, executed by a host processor, for interfacing
2 a host platform and a PVDM (packet voice data module), where the packet module includes
3 at least one on-board DSP (digital signal processor), which is compatible with one particular
4 host parallel bus protocol out of a set of parallel bus protocols that can be implemented by
5 host platform, and where the PVDM includes a non-volatile memory holding identification
6 information identifying the type of on-board DSP, with a configurable parallel bus and serial
7 bus coupling the host platform and PVDM, said computer program product comprising:
8 a computer usable medium having computer readable program code physically
9 embodied therein, said computer program product further comprising:

10 computer readable program code executed by the host processor for reading
11 the non-volatile memory over the serial bus to access the identification information to
12 identify a particular parallel bus protocol, out of the set of parallel bus protocols, that is
13 compatible with the on-board DSP; and
14 computer readable program code executed by the host processor for
15 configuring the parallel bus to implement the particular parallel bus protocol to communicate
16 with the on-board DSP.

1 15. The computer program product of claim 14, where the non-volatile
2 memory holds digital signature information, and further comprising:

3 computer readable program code executed by the host processor for reading
4 the digital signature information; and

5 computer readable program code executed by the host processor for
6 unambiguously identifying the PVDM based on the digital signature information.

1 16. The computer program product of claim 14 where a dedicated hardware
2 chip select line couples the host platform to the PVDM and where the PVDM includes a non-
3 DSP module, said system further comprising:

4 computer readable program code executed by the host processor for utilizing
5 the hardware chip select line to select the non-DSP module without disturbing DSP chip
6 selecting functionality.

1 17. The computer program product of claim 14 where said means for
2 configuring the parallel bus further comprises:

3 computer readable program code executed by the host processor for selecting
4 the function of a particular DMA control line of the bus to be compatible with the DMA
5 operation of an identified on-board DSP.